Processing Instruction - PDFSEARCH.IO - Document Search Engine

Processing Instruction
Results: 1077

#	Item
581	Location-Based Memory Fences Edya Ladan-Mozes I-Ting Angelina Lee Dmitry Vyukov∗ Add to Reading List Source URL: supertech.csail.mit.edu Language: English - Date: 2014-09-16 08:27:50 Computer memory Central processing unit Concurrency control Instruction set architectures CPU cache Memory barrier Parallel computing Linearizability Cache Computer architecture Computing Computer hardware
582	Getting Started with PIC Microcontrollers DATE: [removed]TIME: 9:00 am to 4:00 pm LOCATION: Microchip Technology Regional Training Center, 112 Turnpike Road, Suite 100, Add to Reading List Source URL: www.mchipguru.com Language: English - Date: 2014-09-23 20:48:41 Electronics Electronic engineering Instruction set architectures Central processing unit PIC microcontroller MPLAB Debugging Atmel AVR Embedded systems Computer architecture Microcontrollers
583	Web 2.0 Basics Seattle Public Library – Library Instruction Web 2.0 Vocabulary Terms Add to Reading List Source URL: www.spl.org Language: English - Date: 2015-01-17 19:19:22 Social information processing Atom Cross-platform software Google Reader RSS Gmail News aggregator Website Myspace World Wide Web Computing Web 2.0
584	PIC Microcontroller Hardware Peripherals DATE: [removed]TIME: 9:00 am to 4:00 pm LOCATION: Microchip Technology Regional Training Center, 112 Turnpike Road, Suite 100, Add to Reading List Source URL: www.mchipguru.com Language: English - Date: 2014-09-23 22:16:09 Electronics Digital electronics Embedded systems Instruction set architectures Central processing unit PIC microcontroller Microchip Technology Microprocessor Watchdog timer Microcontrollers Electronic engineering Computer hardware
585	Synchronized MIMD Computing by Bradley C. Kuszmaul S.B. (mathematics), Massachusetts Institute of Technology[removed]S.B. (computer science and engineering), Massachusetts Institute of Technology (1984) Add to Reading List Source URL: supertech.csail.mit.edu Language: English - Date: 2014-09-16 08:27:51 SIMD Thinking Machines Corporation MIMD Central processing unit Connection Machine Instruction set Computer Algorithm Data parallelism Computing Concurrent computing Parallel computing
586	____________________________________________________________________ DUAL-USE LIST - CATEGORY 4 - COMPUTERS ____________________________________________________________________ _________________________________________ Add to Reading List Source URL: www.wassenaar.org Language: English - Date: 2014-12-05 12:50:20 Adjusted Peak Performance Digital signal processing 64-bit FLOPS Central processing unit Computer Instruction set Parallel computing Digital signal processor Computer architecture Computing Electronics
587	DBS FIN[removed]March 2014 Distribution: DBS Finance, DBS ITMS DBS FIN Joint Procedure Instruction[removed]PROCESSING DATES AND DEADLINES FOR END OF YEAR (EOY[removed]This Procedure Instruction details the invoice Add to Reading List Source URL: www.gov.uk Language: English - Date: 2014-03-18 12:07:34 Invoice Money EOY BACS Cheque Payment systems Business Finance
588	Purchase Card Journal Report Lesson Add to Reading List Source URL: das.nebraska.gov Language: English - Date: 2010-01-21 11:23:50 Central processing unit Instruction set
589	BY ORDER OF THE CHIEF NATIONAL GUARD BUREAU AIR NATIONAL GUARD INSTRUCTION[removed]OCTOBER 2012 Add to Reading List Source URL: static.e-publishing.af.mil Language: English - Date: 2012-12-15 05:29:15 United States National Guard Military discharge Termination of employment Palace Chase United States Armed Forces oath of enlistment United States Military Entrance Processing Command National Guard Bureau Air Force Instruction Military service United States Department of Defense Military United States Air Force
590	ASC: Automatically Scalable Computation Amos Waterland Elaine Angelino Ryan P. Adams Jonathan Appavoo Add to Reading List Source URL: www.eecs.harvard.edu Language: English - Date: 2014-03-30 22:04:09 Branch predictor Instruction set architectures CPU cache Parallel computing Automatic parallelization Central processing unit X86 Speculative execution Computer architecture Computing Computer hardware

UPDATE